Abstract: We present in this work a systematic analysis to identify Sigma Delta Modulators (∑ΔMs) non-idealities, such as charge injection error, Input/Output conductance ratio error and settling time error. A physical mechanism behind Switched Current (SI) errors is proposed. In the first time, errors mentioned above are treated separately and a behavioural model of SI cell is derived for each non-ideality. In the second time, we propose a behavioural model of Non-inverting Lossless Integrator. For typical variations of SI-related errors, simulations have been made using Matlab/Simulink. Finally we present their influences on both dynamic and static performances of the 2nd order SI Low Pass ∑ΔMs (SI-LP∑ΔMs).
is easy to understand and simple to design. Nevertheless, this study can be extended to other architectures such as multi-stage cascade modulators [7] , since the integrator represent the main block in this kind of architectures.
The paper is organized as follows; A briefly review of ∑ΔM principle is presented in section 2. In section 3, we analyse the effect of isolated non-idealities on transfer function of SI memory cell. Section 4 describes the cumulative error effect on the transfer function of the Non-Inverting Lossless Integrator. The impact on the dynamic and static performances on LP-SI∑ΔM is carried out in Section 5. Lastly, we conclude this paper in section 6. Figure 1 shows the Z-domain of 1-bit 2 nd -LP∑ΔM block diagram. The output modulator is given by Equ. 1 if we assume that the quantized error is modeled as a white noise [7] : ( ) ( ) ( ) ( ) ( )
Modulator Architecture Overview
Where, X(z) and E(z) are respectively the z-transform of the input signal and the quantization noise source. The Signal Transfer Function (STF) and the Noise Transfer Function (NTF) are given by:
For physical frequencies, , and ωT much smaller than unity to correspond to the highly oversampled situation, the magnitude response of NTF can be very well approximated by ω. Thus at low frequencies, the quantization noise is made insignificant, whereas at high frequencies it is greatly increased. We can therefore conclude that the NTF is a high-pass function and the noise power is shaped to frequency region where the input signal is not located. Subsequent filtering can then separate the input signal from the quantization noise as illustrated in Figure2(a). The in band quantization noise power is given by Equ. 4:
Where, Band wide (Bw) is the signal band, Δ is the quantization noise step, and
is the oversampling ratio with s f is the sampling frequency.
Consider a sinewave input signal and N is the quantizer resolution, the maximum full-scale input signal power is found to be,
And then the Signal to Noise Ratio (SNR) is given as below: 10 10 6 10 log 10 log 2 sin 6 8 sin
Equ. 7 gives the output Effective Number Of Bit (ENOB).
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In this scenario presented by equations (6) and (7), the resolution increases with OSR at rate of 2.5 / bit octave ≈ as illustrated in Figure 2 (b).
Study of Isolated Error Mechanism of Si CELL
Several alternatives to analyse the non-idealities behaviour have been described in the literature [14, 25, 26] . These errors are responsible for SNR degradation of ∑ΔMs. The main errors related on the SI memory cell are: output-input conductance ratio, charge injection and settling time errors. A switched current memory cell performs the function of a current copier, and it is ideally modeled by a delay line of a half clock period as shown in Figure 3 (a). In this paper, the study is based on 2 nd generation memory cell presented in Figure 3 (b). In this kind of cell, the same transistor is used to implement both the sink and source currents. Thus, it does not exhibit mismatch errors [24] .
A. Output/Input conductance ratio error
As it shown in Fig.4 (a) , the memory cell can be modeled as an ideal memory transistor M in parallel with a conductance g 0 given by Equ. 8. [9, 14, 25] .
Where g ds is the output conductance of memory transistor, C is the memory capacitor, g m is the transconductance of the memory transistor M and C gd is the drain gate parasitic capacitance.
This conductance is due to two main effects:
• Firstly, the channel length modulation effect of both memory transistor M and the bias one MB.
• Secondly, the charge injected into the memory capacitance C when the gate of the memory transistor held open. This leads to a disturbance of the gate-source voltage and therefore an error in the drain current I a . We consider cascaded memory cell shown in Figure 4 
On phase Ф2, the drain voltage of M1 is determined by the gate voltage of M2 i.e. 
We notice, after making z-transformation, that the transfer function of the memory cell,
, can be written by Equ. 11: 
B. Settling time error
SI circuits are based on charging and discharging the gate capacitance of the memory transistor. During the sampling phase, the input current witch is applied to the memory cell charges or discharges the gate-source capacitance C gs . If at the end of the sampling period, C gs has not been charged or discharged to the final value, errors occur in the memorized current I a . This error is represented by ε s in SI context.
In this analysis, we consider the linear model of SI memory cell presented in Figure 3 (b) with only ε s error. During the clock phase Ф1 the memory transistor is diode-connected and the drain current I a increases from its previous level I a (n−1) towards a new level given by Equ. 12.
( )
Assuming the cell is linear and so I a reaches a final value I a (n) given by During the next phase Ф2, I out (n) is given by Equ. 14. And during previous phase Ф2, the output current is given by Equ. 15.
The output SI cell current is expressed from Equ.12 to Equ 15 by:
The transfer function with settling time error, ε s , is given by:
We notice that settling time gives rise to an additional multiplicative error term in the overall transfer function. Switched-Current Techniques: An Overview of Cumulative SI-Related
C. Charge injection error
Referring to Figure 5 (a), switches are realized through MOS transistors operating alternatively in linear and cut-off region. When switch M s goes off, channel charges flow out of its drain, substrate and source. Part of this charge is dumped to the memory capacitance C. In addition, due to the overlapping capacitance C ol and the channel capacitance C ch , the memory gate-source voltage V gs of M vary [9, 14] . We consider tow cascaded memory cell shown in Figure 5 (b). During phase Ф1 of period (n-1) Ts, where Ts is the sampling period, the drain current in M1 is:
At the end of phase Ф1, switch S1 opens and its charge q a causes an error δI a in the current ( ) ( ) ( )
As reported in [9] and [14] , ( )
Where K A and K B are respectively the coefficient of the independent and the dependent parts of the signal, which are given by: 
Cumulative Errors Effect on The Non-Inverting Lossless SI Integrator
The isolated influence of main SI errors on the transfer function of SI memory cell has been analysed in the previous section. In this section, analysis will be extended from the memory cell to another higher hierarchical level circuit such as integrator.
We consider the SI realization of Non-Inverting Lossless Integrator shown in Figure 6 
Assuming that the current mirror is ideal, the output current will be:
From Equ. 26 to Equ. 30 and after performing z-transform, the transfer function of the NonInverting Lossless Integrator with all errors mentioned in the above section (ε g ,ε q and ε s ) is expressed by Equ. 31. 
By nullifying errors (ε g , ε q and ε s ) in Equ. 31, we obtain the ideal transfer function of the integrator shown in Figure1. Furthermore, all error mechanisms contribute as a gain error, but the settling time error is the only one that changes the poles of the SI integrator transfer function.
After identifying the error mechanisms of SI memory cell and SI integrator, next section will be focused on the effect of these errors on 2 nd order SI-LP M dynamic and static performances. 
Non-Idealities Effects on 2 nd Order Lp-Si∑ΔM
This section analyses the influence of the fundamental error mechanisms, detailed in the previous sections, on the performances of 2 nd order LP-SI∑ΔM. Analysis will be focused on: firstly, the separately effect of each non ideality by keeping one error and nullifying the rest (e.i. ε g =ε q =0, 0<ε s <5%) (Equ. 32 and Equ. 33). Secondly, on their cumulative effects (Equ. 31). 
A. Effects on dynamic Performances
The ideal transfer function of the integrator presented in Figure 1 is replaced by the one given in Equ. 31, Equ. 32 or Equ. 33. Table 1 shows the simulation parameters. According to Equ. 4 to Equ. 6, for typical variations of the error parameters between 0 (the ideal case) and 5%, Figure 7 shows the SNR variation versus error mechanisms (ε g , ε q andε s ). Figure 7 (c) show respectively the separately and the cumulative effect of ε g and ε q on the modulator SNR. We notice that these errors have a big effect on the SNR and their variation destroys the benefits of the oversampling. Unlike, the settling time error ε s has not a significant effect on the SNR since its variation is between 113 and 115 dB as shown in Figure  7 (b). For the effect of these errors on the noise-shaping of ∑ΔM, we perform a simulation of the modulator output Power Spectral Density (PSD). As shown in Figure 8 (a) and Figure 8 (c) the in-band noise increases when ε g or/and ε q increase. But in-band noise remains unchanged when ε s increases as shown in Figure 8 The Dynamic Range (DR) of the modulator is given by the difference between the maximum input amplitude and the input amplitude that gives an SNR equal to zero as shown in Figure 9 . For ε g or ε q vary from 0% to 5%, DR decrease from 142 to 132dB. For the same variation of ε s , DR remain unchanged and equal to 142dB. (c) For cumulative effect of ε g ,ε q and ε s . Table 2, Table 3 and Table 4 show respectively the effect of separately and cumulative SIrelated errors on dynamic performances and then on the ENOB. 
B. Effects on static performances
According to [28] [29] [30] , when characterizing an imperfect modulator, we intend to find its DC offset and gain. The DC I/O transfer curve characterizes the non-ideal modulator better than the Integral/Differential non Linearity (INL/DNL). The output bit stream of an ideal modulator, for a rational DC input value x, is a series of repetitive patterns which the base one are called limit cycle. The average over a complete period is equal to x. As shown in Figure 10 (b) the limit cycle is not affected when the settling time error ε s vary. But, we notice that, from Figure  10 
Conclusions
A behavioral study regarding to the non-idealities of SI memory cell has been detailed. This study has been extended to a higher level such as integrator and then modulator. An erroneous Non-inverting Lossless Integrator transfer function has been developed. The simulation results show the influence of these non idealities on the dynamic and static performances on the 2nd order SI-LP∑ΔM. We can conclude that I/O conductance ratio as well as charge injection errors have a remarkable effect on both dynamic and static performances. Unlike, settling time error has not a significant effect on the modulator output. Future work will be focused on test and calibration of the modulator in order to minimize the effect of these errors and improve performances of SI∑Δ -ADC. 
